

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	N NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/574,030	03/27/2006		Robertus Theodorus Franciscus Van Schaijk	NL03 1167 US1	8030
65913 NXP, B.V.	7590	12/17/2007		EXAM	INER
NXP INTELL	ECTUAL	PROPERTY DI	HSIEH, HSIN YI		
M/S41-SJ 1109 MCKAY	DRIVE			ART UNIT	PAPER NUMBER
SAN JOSE, C				2811	
				NOTIFICATION DATE	DELIVERY MODE
				12/17/2007	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

,		TH				
	Application No.	Applicant(s)				
	10/574,030	VAN SCHAIJK ET AL.				
Office Action Summary	Examiner	Art Unit				
	Hsin-Yi (Steven) Hsieh	2811				
The MAILING DATE of this communication	ation appears on the cover sheet with	the correspondence address				
Period for Reply						
A SHORTENED STATUTORY PERIOD FOR WHICHEVER IS LONGER, FROM THE MAI - Extensions of time may be available under the provisions of after SIX (6) MONTHS from the mailing date of this communi - If NO period for reply is specified above, the maximum statut - Failure to reply within the set or extended period for reply will Any reply received by the Office later than three months after earned patent term adjustment. See 37 CFR 1.704(b).	LING DATE OF THIS COMMUNICA 37 CFR 1.136(a). In no event, however, may a reply cation. ory period will apply and will expire SIX (6) MONTH I, by statute, cause the application to become ABAN	ATION. by be timely filed IS from the mailing date of this communication. NDONED (35 U.S.C. § 133).				
Status						
1) Responsive to communication(s) filed	on <u>27 <i>March 2006</i></u> .					
2a) This action is FINAL. 2b	⊠ This action is non-final.					
3) Since this application is in condition for	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is					
closed in accordance with the practice	under Ex parte Quayle, 1935 C.D. 1	11, 453 O.G. 213.				
Disposition of Claims						
4)⊠ Claim(s) <u>1-13</u> is/are pending in the app	olication.					
	4a) Of the above claim(s) is/are withdrawn from consideration.					
5) Claim(s) is/are allowed.						
6)⊠ Claim(s) <u>1-13</u> is/are rejected.						
7) Claim(s) is/are objected to.						
8) Claim(s) are subject to restriction	on and/or election requirement.					
Application Papers						
9) The specification is objected to by the E	Examiner.					
10)⊠ The drawing(s) filed on <u>27 March 2006</u>		cted to by the Examiner.				
Applicant may not request that any objection	on to the drawing(s) be held in abeyance	e. See 37 CFR 1.85(a).				
Replacement drawing sheet(s) including th	e correction is required if the drawing(s)	is objected to. See 37 CFR 1.121(d).				
11)☐ The oath or declaration is objected to b	y the Examiner. Note the attached C	Office Action or form PTO-152.				
Priority under 35 U.S.C. § 119						
12) Acknowledgment is made of a claim for	r foreign priority under 35 U.S.C. § 1	19(a)-(d) or (f).				
a)⊠ All b)□ Some * c)□ None of:						
1. Certified copies of the priority do	ocuments have been received.					
2. Certified copies of the priority do	ocuments have been received in App	olication No				
3. Copies of the certified copies of	the priority documents have been re	ceived in this National Stage				
application from the Internationa						
* See the attached detailed Office action to	for a list of the certified copies not re					
		LYNNE GURLEY				
	21.00	LYNNE GURLEY ERVISORY PATENT EXAMINER				
Attachment(s)	SUPE	AU2811, TC 2800				
1) Notice of References Cited (PTO-892)	4) 🔲 Interview Sun	nmary (PTO-413)				
2) Notice of Draftsperson's Patent Drawing Review (PTC		Mail Date omal Patent Application				
3) Information Disclosure Statement(s) (PTO/SB/08)	6) \(\sum \) Other:					

DETAILED ACTION

Priority

1. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

Information Disclosure Statement

2. The information disclosure statement (IDS) submitted on 03/27/2006 was filed is in compliance with the provisions of 37 CFR 1.97. Accordingly, the information disclosure statement is being considered by the examiner.

Drawings

3. Figures 1 and 2 should be designated by a legend such as --Prior Art-- because only that which is old is illustrated. See MPEP § 608.02(g). Corrected drawings in compliance with 37 CFR 1.121(d) are required in reply to the Office action to avoid abandonment of the application. The replacement sheet(s) should be labeled "Replacement Sheet" in the page header (as per 37 CFR 1.84(c)) so as not to obstruct any portion of the drawing figures. If the changes are not accepted by the examiner, the applicant will be notified and informed of any required corrective action in the next Office action. The objection to the drawings will not be held in abeyance.

Claim Rejections - 35 USC § 112

4. The following is a quotation of the second paragraph of 35 U.S.C. 112:

10/574,030 Art Unit: 2811

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

- 5. Claims 2-3, 9-10 and 12-13 are rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.
- 6. Claim 2 recites the limitation "the material" in the third line of the claim. There is insufficient antecedent basis for this limitation in the claim.
- 7. Claim 2 recites the limitation "the spacers" in the first line of the claim and the limitation "oxide spacers" in the last line of the claim. It is unclear whether these two limitations are the same elements or not.
- 8. Claim 9 recites the limitation "the material" in the third line of the claim. There is insufficient antecedent basis for this limitation in the claim.
- 9. Claim 9 recites the limitation "the spacers" in the first line of the claim and the limitation "oxide spacers" in the last line of the claim. It is unclear whether these two limitations are the same elements or not.
- 10. Claim 10 recites the limitation "a spacer" in the third line of the claim. It is unclear whether this limitation is the same as the "spacers" recited in the last line of claim 8, which claim 10 depends on.
- 11. Claim 12 recites the limitation "the material" in the second line of the claim. There is insufficient antecedent basis for this limitation in the claim.
- 12. Claim 12 recites the limitation "the spacers" in the first line of the claim and the limitation "oxide spacers" in the last line of the claim. It is unclear whether these two limitations are the same elements or not.

Application/Control Number:

10/574,030 Art Unit: 2811

13. Claims 3 and 13 are rejected because they depend on the rejected claim 2 and 12.

Claim Rejections - 35 USC § 102

14. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 15. Claims 1, 4-5, 7-8, and 10-11 are rejected under 35 U.S.C. 102(b) as being anticipated by Chang (US 5,991,204 A).
- 16. Regarding **claim 1**, Chang teaches a method of manufacturing on a substrate (semiconductor substrate 100; Fig. 1a, col. 3 line 58) a 2-transistor memory cell (Flash EEPROM cell; Abstract) comprising a storage transistor (the transistor formed under 101) having a memory gate stack (the gate stack under 101) and a selecting transistor (the transistor under 107), there being a tunnel dielectric layer (floating gate oxide layer 104; Fig. 1a, col. 4 lines 2-3) between the substrate (100) and the memory gate stack (the gate stack under 101), the method comprising: forming the memory gate stack (the gate stack under 101) by providing a first conductive layer (floating gate poly 103 in Fig. 6a before the etching) and a second conductive layer (second poly; col. 8 lines 55-58) and etching the second conductive layer (second poly) thus forming a control gate (101; Fig. 6a, col. 8 lines 55-58) and etching the first conductive layer (floating gate poly 103 in Fig. 6a before the etching) thus forming a floating gate (floating gate poly 103 in Fig. 6b, col. 8 lines 62-65), the method furthermore comprising, before etching the first conductive layer (floating gate poly 103 in Fig. 6a before the etching), forming spacers

Application/Control Number:

10/574,030 Art Unit: 2811

(control gate spacer 106; Fig. 6a, col. 8 lines 62-65) against the control gate (101) in the direction of a channel (active channel region 113; Fig. 1a, col. 3 line 62; the direction of channel is the direction from the source to drain) to be formed under the tunnel dielectric layer (104; see Fig. 1a), and thereafter using the spacers (106) as a hard mask (col. 8 lines 62-65) to etch the first conductive layer (floating gate poly 103 in Fig. 6a before the etching) thus forming the floating gate (floating gate poly 103 in Fig. 6b after the etching).

- Regarding **claim 4**, Chang also teaches a method according to claim 1, furthermore comprising, before forming the memory gate stack, applying the tunnel dielectric layer (104) on the substrate (100; this is shown in Fig. 6a), and after formation of the memory gate stack (see Fig. 6b), removing the tunnel dielectric layer (104) by a selective etching technique (stripping, col. 9 lines 1-2) at least at a location where the selecting transistor is to be formed (all the exposed area including the selecting transistor region; col. 9 lines 1-2), the selective etching technique preferentially etching the tunnel dielectric layer compared to the substrate ("stripping" indicates only removing the tunnel dielectric layer without removing the substrate).
- 18. Regarding claim 5, Chang also teaches a method according to claim 1, comprising, after etching of the first conductive layer (floating gate poly 103 in Fig. 6a before the etching), providing a floating gate dielectric (poly tunnel oxide 109; Fig. 6c, col. 9 lines 3-6) next to the formed floating gate (103) and at the same time providing an access gate dielectric (erased gate oxide 112; Fig. 6c, col. 9 lines 3-6).
- 19. Regarding claim 7, Chang also teaches a method according to claim 1, the selecting transistor (the transistor under 107) comprising an access gate (erase gate 107; Fig. 6c, col. 4 line

10/574,030 Art Unit: 2811

- 7), the method comprising forming the access gate (107) while the spacer (106) at the access gate (107) side is still present (see Fig. 6c).
- Regarding claim 8, Chang also teaches a 2-transistor memory cell (Flash EEPROM cell; Abstract) comprising, a storage transistor (the transistor formed under 101) and a selecting transistor (the transistor under 107), the storage transistor (the transistor formed under 101) comprising a floating gate (floating gate poly 103 in Fig. 6b, col. 8 lines 62-65) and a control gate (101; Fig. 6a, col. 8 lines 55-58), wherein the control gate is smaller than the floating gate (control gate is shorted than the floating gate; see Fig. 1a), and spacers (control gate spacer 106; Fig. 6a, col. 8 lines 62-65) are present next to the control gate (101; see Fig. 1a).
- Regarding claim 10, Chang also teaches a memory cell according to claim 8, the selecting transistor (the transistor under 107) comprising an access gate (erase gate 107; Fig. 6c, col. 4 line 7), a spacer (control gate spacer 106; Fig. 6a, col. 8 lines 62-65) being present between the control gate (101) and the access gate (107) and a floating gate dielectric (poly tunnel oxide 109; Fig. 6c, col. 9 lines 3-6) being present between the floating gate (103) and the access gate (107), wherein the spacer (106) is thicker than the floating gate dielectric (109; see Fig. 1a).
- Regarding claim 11, Chang also teaches an electronic device (Flash EEPROM arrays; col. 3 lines 54-55) comprising a 2-transistor memory cell (Flash EEPROM cell; Abstract), the 2-transistor memory cell including, a storage transistor (the transistor formed under 101) and a selecting transistor (the transistor under 107), the storage transistor comprising a floating gate (floating gate poly 103 in Fig. 6b, col. 8 lines 62-65) and a control gate (101; Fig. 6a, col. 8 lines 55-58), wherein the control gate is smaller than the floating gate (control gate is shorted than the

10/574,030 Art Unit: 2811

floating gate; see Fig. 1a), and spacers (control gate spacer 106; Fig. 6a, col. 8 lines 62-65) are present next to the control gate (101; see Fig. 1a).

Claim Rejections - 35 USC § 103

- 23. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.
 - 4. Considering objective evidence present in the application indicating obviousness or nonobviousness.
- 25. Claim 6 is rejected under 35 U.S.C. 103(a) as being unpatentable over Chang as applied to claim 1 above, and further in view of Chen (US 6,091,104 A).

Regarding claim 6, Chang teaches a method according to claim 1, the memory gate stack (the gate stack under 101) comprising an interlayer dielectric layer (a layer 102 of oxide/nitride/oxide (ONO); Fig. 1a, col. 3 lines 64-65) between the first conductive layer (103) and the second conductive layer (102), the method furthermore comprising removing part of the interlayer dielectric layer (102) before forming the spacers (this can be shown in Fig. 6a and Fig. 6b, where 102 is left only under the control gate 101 and is enclosed by the spacer 106).

Application/Control Number:

10/574,030

Art Unit: 2811

Chang does not teach removing part of the interlayer dielectric layer after forming the control gate.

In the same field of nonvolatile memory, Chen teaches removing part of the interlayer dielectric layer after forming the control gate (col. 4 lines 64-67). Chen also teaches that the control gate is used as mask that only one lithographical mask is needed to form the gate stack (col. 4 lines 44-67).

It would have been obvious to one of ordinary skill in the art at the time of invention was made to combine the inventions of Chang and Chen and remove the interlayer dielectric layer after forming the control gate as taught by Chen, because only one lithographical mask is needed to form the gate stack as taught by Chen.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Hsin-Yi (Steven) Hsieh whose telephone number is 571-270-3043. The examiner can normally be reached on Monday to Friday.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Lynne A. Gurley can be reached on 571-272-1670. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

HH 12/10/2007

LYNNE GURLEY
SUPERVISORY PATENT EXAMINER

AUZBU, TCZ800